

# HCMOS Compatible, High CMR, 10 MBd Optocouplers

# Technical Data

HCPL-261A HCPL-061A HCPL-263A HCPL-063A HCPL-261N HCPL-061N HCPL-263N HCPL-063N

#### **Features**

- HCMOS/LSTTL/TTL Performance Compatible
- 1000 V/ $\mu$ s Minimum Common Mode Rejection (CMR) at V<sub>CM</sub> = 50 V (HCPL-261A Family) and 15 kV/ $\mu$ s Minimum CMR at V<sub>CM</sub> = 1000 V (HCPL-261N Family)
- High Speed: 10 MBd Typical
- AC and DC Performance Specified over Industrial Temperature Range -40°C to +85°C
- Available in 8 Pin DIP, SOIC-8 Packages
- Safety Approval

UL Recognized per UL1577 2500 V rms for 1 minute and 5000 V rms for 1 minute (Option 020)

CSA Approved VDE 0884 Approved with  $V_{\rm IORM} = 630~V_{\rm peak}$  for HCPL-261A/261N Option 060

#### **Applications**

- Low Input Current (3.0 mA) HCMOS Compatible Version of 6N137 Optocoupler
- Isolated Line Receiver
- Simplex/Multiplex Data Transmission


- Computer-Peripheral Interface
- Digital Isolation for A/D, D/A Conversion
- Switching Power Supplies
- Instrumentation Input/Output Isolation
- Ground Loop Elimination
- Pulse Transformer Replacement

#### **Description**

The HCPL-261A family of optically coupled gates shown on this data sheet provide all the benefits of the industry standard 6N137 family with the added benefit of HCMOS


compatible input current. This allows direct interface to all common circuit topologies without additional LED buffer or drive components. The AlGaAs LED used allows lower drive currents and reduces degradation by using the latest LED technology. On the single channel parts, an enable output allows the detector to be strobed. The output of the detector IC is an open collector schottkyclamped transistor. The internal shield provides a minimum common mode transient immunity of 1000 V/µs for the HCPL-261A family and 15000 V/us for the HCPL-261N family.

# **Functional Diagram**



(F	(POSITIVE LOGIC)								
LED	ENABLE	OUTPUT							
ON	Н	L							
OFF	Н	H							
ON	L	Н							
OFF	L	H							
ON	NC	L							
OFF	NC	ı							

TRUTH TABLE



TRUTH TABLE POSITIVE LOGIC)									
LED	LED OUTPUT								
ON L									
OFF	H								

The connection of a 0.1 µF bypass capacitor between pins 5 and 8 is required.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

#### **Selection Guide**

Minimun	n CMR	Input		8-Pin DI	P (300 Mil)	300 Mil) Small-Outline SO-8		Widebody (400 Mil)	Hermetic
dV/dt (V/μs)	V <sub>CM</sub> (V)	On- Current (mA)	Output Enable	Single Channel Package	Dual Channel Package	Single Channel Package	Dual Channel Package	Single Channel Package	Single and Dual Channel Packages
NA	NA	5	YES	6N137 <sup>[1]</sup>		HCPL-0600 <sup>[1]</sup>		HCNW137 <sup>[1]</sup>	
			NO		HCPL-2630 <sup>[1]</sup>		HCPL-0630 <sup>[1]</sup>		
5,000	50		YES	HCPL-2601 <sup>[1]</sup>		HCPL-0601 <sup>[1]</sup>		HCNW2601 <sup>[1]</sup>	
			NO		HCPL-2631 <sup>[1]</sup>		HCPL-0631 <sup>[1]</sup>		
10,000	1,000		YES	HCPL-2611 <sup>[1]</sup>		HCPL-0611 <sup>[1]</sup>		HCNW2611 <sup>[1]</sup>	
			NO		HCPL-4661 <sup>[1]</sup>		HCPL-0661 <sup>[1]</sup>		
1,000	50		YES	HCPL-2602 <sup>[1]</sup>					
3,500	300	•	YES	HCPL-2612 <sup>[1]</sup>					
1,000	50	3	YES	HCPL-261A		HCPL-061A			
			NO		HCPL-263A		HCPL-063A		
1,000[2]	1,000	•	YES	HCPL-261N		HCPL-061N			
			NO		HCPL-263N		HCPL-063N		
1,000	50	12.5	[3]						HCPL-193X <sup>[1]</sup> HCPL-56XX <sup>[1]</sup> HCPL-66XX <sup>[1]</sup>

#### **Notes:**

- 1. Technical data are on separate HP publications.
- 2. 15 kV/ $\mu s$  with  $V_{CM}$  = 1 kV can be achieved using HP application circuit.
- 3. Enable is available for single channel products only, except for HCPL-193X devices.

## **Ordering Information**

Specify Part Number followed by Option Number (if desired).

## Example:

HCPL-261A#XXX

020 = 5000 V rms/1 minute UL Rating Option\*

060 = VDE 0884 V<sub>IORM</sub> = 630 Vpeak Option\*\*


300 = Gull Wing Surface Mount Option\*\*\*

500 = Tape and Reel Packaging Option


Option data sheets available. Contact your Hewlett-Packard sales representative or authorized distributor for information.

- \*For HCPL-261A/261N/263A/263N (8-pin DIP products) only.
- \*\*For HCPL-261A/261N only. Combination of Option 020 and Option 060 is not available.
- \*\*\*Gull wing surface mount option applies to through hole parts only.

#### **Schematic**



USE OF A 0.1 µF BYPASS CAPACITOR CONNECTED BETWEEN PINS 5 AND 8 IS RECOMMENDED (SEE NOTE 16).



## HCPL-261A/261N/263A/263N Outline Drawing

Pin Location (for reference only)




Figure 1. 8-Pin Dual In-Line Package Device Outline Drawing.




Figure 2. Gull Wing Surface Mount Option #300.

## HCPL-061A/061N/063A/063N Outline Drawing





Figure 3. 8-Pin Small Outline Package Device Drawing.

# Solder Reflow Temperature Profile (HCPL-06XX and Gull Wing Surface Mount Option 300 Parts)



Note: Use of Nonchlorine Activated Fluxes is Recommended.

## **Regulatory Information**

# The HCPL-261A and HCPL-261N families have been approved by the following organizations:

#### UL

Recognized under UL 1577, Component Recognition Program, File E55361.

#### **CSA**

Approved under CSA Component Acceptance Notice #5, File CA 88324.

#### **VDE**

Approved according to VDE 0884/06.92. (HCPL-261A/261N Option 060 only)

# **Insulation and Safety Related Specifications**

		8-Pin DIP (300 Mil)	SO-8		
Parameter	Symbol	Value	Value	Units	Conditions
Minimum External Air Gap (External Clearance)	L(101)	7.1	4.9	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	7.4	4.8	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	mm	Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity.
Tracking Resistance (Comparative Tracking Index)	CTI	200	200	Volts	DIN IEC 112/ VDE 0303 Part 1
Isolation Group		IIIa	IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

Option 300 - surface mount classification is Class A in accordance with CECC 00802.

# VDE 0884 Insulation Related Characteristics (HCPL-261A/261N Option 060 ONLY)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤ 300 V rms		I-IV	
for rated mains voltage $\leq 450 \text{ V rms}$		I-III	
Climatic Classification		55/85/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	630	V peak
Input to Output Test Voltage, Method b*			
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec,	$V_{ m PR}$	1181	Vpeak
Partial Discharge < 5 pC			
Input to Output Test Voltage, Method a*			
$V_{IORM} \times 1.5 = V_{PR}$ , Type and sample test, $t_m = 60 \text{ sec}$ ,	$V_{ m PR}$	945	V peak
Partial Discharge < 5 pC			
Highest Allowable Overvoltage*			
(Transient Overvoltage, $t_{ini} = 10 \text{ sec}$ )	$V_{IOTM}$	6000	V peak
Safety Limiting Values			
(Maximum values allowed in the event of a failure,			
also see Figure 18, Thermal Derating curve.)			
Case Temperature	$T_{\rm S}$	175	$^{\circ}\mathrm{C}$
Input Current	$I_{S,INPUT}$	230	mA
Output Power	$P_{S,OUTPUT}$	600	mW
Insulation Resistance at $T_S$ , $V_{IO} = 500 \text{ V}$	$R_{S}$	≥ 109	Ω

<sup>\*</sup>Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section (VDE 0884), for a detailed description.

Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application.

# **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	$T_{\mathrm{S}}$	-55	125	°C	
Operating Temperature	T <sub>A</sub>	-40	+85	°C	
Average Input Current	I <sub>F(AVG)</sub>		10	mA	1
Reverse Input Voltage	$V_{\mathrm{R}}$		3	Volts	
Supply Voltage	$V_{CC}$	-0.5	7	Volts	2
Enable Input Voltage	$V_{\mathrm{E}}$	-0.5	5.5	Volts	
Output Collector Current (Each Channel)	$I_{O}$		50	mA	
Output Power Dissipation (Each Channel)	Po		60	mW	3
Output Voltage (Each channel)	V <sub>O</sub>	-0.5	7	Volts	
Lead Solder Temperature (Through Hole Parts Only)	260°C for 10	s, 1.6 mm	Below Sea	ting Plane	
Solder Reflow Temperature Profile (Surface Mount Parts Only)	See Packa	ge Outline	Drawings	section	

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units
Input Voltage, Low Level	$ m V_{FL}$	-3	0.8	V
Input Current, High Level	$I_{\mathrm{FH}}$	3.0	10	mA
Power Supply Voltage	$V_{\rm CC}$	4.5	5.5	Volts
High Level Enable Voltage	$V_{\mathrm{EH}}$	2.0	$V_{\rm CC}$	Volts
Low Level Enable Voltage	$ m V_{EL}$	0	0.8	Volts
Fan Out (at $R_L = 1 \text{ k}\Omega$ )	N		5	TTL Loads
Output Pull-up Resistor	$R_{L}$	330	4k	Ω
Operating Temperature	$T_{A}$	-40	85	°C

# **Electrical Specifications**

Over recommended operating temperature (T\_A = -40  $^{\circ}\mathrm{C}$  to +85  $^{\circ}\mathrm{C}$ ) unless otherwise specified.

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
High Level Output Current	$I_{OH}$		3.1	100	μA	$V_{CC} = 5.5 \text{ V}, V_{O} = 5.5 \text{ V}, V_{F} = 0.8 \text{ V}, V_{E} = 2.0 \text{ V}$	4	18
Low Level Output Voltage	V <sub>OL</sub>		0.4	0.6	V	$\begin{aligned} &V_{CC} = 5.5 \text{ V}, I_{OL} = 13 \text{ mA} \\ &(\text{sinking}), I_F = 3.0 \text{ mA}, \\ &V_E = 2.0 \text{ V} \end{aligned}$	5, 8	4, 18
High Level Supply Current	$I_{CCH}$		7 9	10 15	mA			4
Low Level Supply Current	$I_{CCL}$		8 12	13 21	mA	$\begin{array}{c c} V_E = 0.5 \ V^{**} \\ \hline Dual \ Channel \\ Products^{***} \end{array}  \begin{array}{c} V_{CC} = 5.5 \ V \\ \hline I_F = 3.0 \ mA \end{array}$		
High Level Enable Current**	$I_{EH}$		-0.6	-1.6	mA	$V_{CC} = 5.5 \text{ V}, V_{E} = 2.0 \text{ V}$		
Low Level Enable Current**	$I_{\mathrm{EL}}$		-0.9	-1.6	mA	$V_{CC} = 5.5 \text{ V}, V_{E} = 0.5 \text{ V}$		
Input Forward Voltage	$V_{\mathrm{F}}$	1.0	1.3	1.6	V	$I_{\rm F}=4~{ m mA}$	6	4
Temperature Co- efficient of Forward Voltage	$\Delta V_{F}/\Delta T_{A}$		-1.25		mV/°C	$I_F = 4 \text{ mA}$		4
Input Reverse Breakdown Voltage	$\mathrm{BV}_\mathrm{R}$	3	5		V	$I_R = 100 \mu A$		4
Input Capacitance	$C_{IN}$		60		pF	$f = 1 \text{ MHz}, V_F = 0 \text{ V}$		

<sup>\*</sup>All typical values at  $T_A=25\,^\circ\! C,\,V_{CC}=5$  V \*\*Single Channel Products only (HCPL-261A/261N/061A/061N) \*\*\*Dual Channel Products only (HCPL-263A/263N/063A/063N)

# **Switching Specifications**

Over recommended operating temperature (T\_A = -40  $^{\circ}\mathrm{C}$  to +85  $^{\circ}\mathrm{C})$  unless otherwise specified

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Input Current Threshold	$ m I_{THL}$		1.5	3.0	mA	$V_{\rm CC} = 5.5 \text{ V}, V_{\rm O} = 0.6 \text{ V},$	7, 10	18
High to Low						$I_O > 13 \text{ mA (Sinking)}$		
Propagation Delay	$ m t_{PLH}$		52	100	ns	$I_F = 3.5 \text{ mA}$	9, 11,	4, 9,
Time to High Output						$V_{CC} = 5.0 \text{ V},$	12	18
Level						$V_E = Open,$		
Propagation Delay	$ m t_{PHL}$		53	100	ns	$C_L = 15 \text{ pF},$	9, 11,	4, 10,
Time to Low Output						$R_L = 350 \Omega$	12	18
Level								
Pulse Width Distortion	PWD		11	45	ns		9, 13	17, 18
	$ \mathrm{t_{PHL}}$ - $\mathrm{t_{PLH}} $							
Propagation Delay Skew	$t_{PSK}$			60	ns		24	11, 18
Output Rise Time	$\mathrm{t_R}$		42		ns		9, 14	4, 18
Output Fall Time	$ m t_{F}$		12		ns		9, 14	4, 18
Propagation Delay	$ m t_{EHL}$		19		ns	$I_F = 3.5 \text{ mA}$	15,	12
Time of Enable						$V_{CC} = 5.0 \text{ V},$	16	
from $V_{EH}$ to $V_{EL}$						$V_{EL} = 0 \text{ V}, V_{EH} = 3 \text{ V},$		
Propagation Delay	${ m t_{ELH}}$		30		ns	$C_L = 15 \text{ pF},$	15,	12
Time of Enable						$R_L = 350 \Omega$	16	
from $V_{EL}$ to $V_{EH}$								

<sup>\*</sup>All typical values at  $T_{\!A}=$  25°C,  $V_{\!CC}=$  5 V.

# Common Mode Transient Immunity Specifications, All values at $T_{\!A}=25^{\circ}\!\mathrm{C}$

Parameter	Device	Symbol	Min.	Тур.	Max.	Units	Test Co	nditions	Fig.	Note
Output High	HCPL-261A	$ \mathrm{CM_H} $	1	5		kV/μs	$V_{CM} = 50 \text{ V}$	$V_{CC} = 5.0 \text{ V},$	17	4, 13,
Level Common	HCPL-061A							$R_L = 350 \Omega$		15, 18
Mode Transient	HCPL-263A							$I_F = 0 \text{ mA},$		
Immunity	HCPL-063A							$T_A = 25$ °C		
	HCPL-261N		1	5		kV/μs	$V_{CM} = 1000 \text{ V}$	$V_{O(MIN)} = 2 V$		
	HCPL-061N					·	02			
	HCPL-263N		15	25		kV/μs		Using HP App	20	4, 13,
	HCPL-063N							Circuit		15
Output Low	HCPL-261A	$ \mathrm{CM_L} $	1	5		kV/μs	$V_{CM} = 50 \text{ V}$	$V_{CC} = 5.0 \text{ V},$	17	4, 14,
Level Common	HCPL-061A							$R_L = 350 \Omega$		15, 18
Mode Transient	HCPL-263A							$I_F = 3.5 \text{ mA},$		
Immunity	HCPL-063A							$V_{O(MAX)} = 0.8 \text{ V}$		
	HCPL-261N		1	5		kV/μs	$V_{CM} = 1000 \text{ V}$	$T_A = 25$ °C		
	HCPL-061N									
	HCPL-263N		15	25		kV/μs		Using HP App	20	4, 14,
	HCPL-063N							Circuit		15

## **Package Characteristics**

All Typicals at  $T_A = 25$ °C

Parameter	Sym.	Package*	Min.	Тур.	Max.	Units	<b>Test Conditions</b>	Fig.	Note
Input-Output	$V_{\rm ISO}$		2500			V rms	RH ≤ 50%,		5, 6
Momentary With- stand Voltage**		OPT 020†	5000				t = 1  min., $T_A = 25^{\circ}C$		5, 7
Input-Output Resistance	R <sub>I-O</sub>			1012		Ω	$V_{\text{I-O}} = 500  \text{Vdc}$		4, 8
Input-Output Capacitance	$\mathrm{C}_{ ext{I-O}}$			0.6		pF	f = 1  MHz, $T_A = 25^{\circ}C$		4, 8
Input-Input Insulation Leakage Current	$I_{I-I}$	Dual Channel		0.005		μA	$RH \le 45\%,$ t = 5  s, $V_{I-I} = 500 \text{ V}$		19
Resistance (Input-Input)	$R_{\text{I-I}}$	Dual Channel		1011		Ω			19
Capacitance	$\mathrm{C}_{ ext{I-I}}$	Dual 8-pin DIP		0.03		pF	f = 1  MHz		19
(Input-Input)		Dual SO-8		0.25					

<sup>\*</sup>Ratings apply to all devices except otherwise noted in the Package column.


#### Notes:

- Peaking circuits may be used which produce transient input currents up to 30 mA, 50 ns maximum pulse width, provided the average current does not exceed 10 mA.
- 2. 1 minute maximum.
- 3. Derate linearly above 80°C free-air temperature at a rate of 2.7 mW/°C for the SOIC-8 package.
- 4. Each channel.
- 5. Device considered a two-terminal device: Pins 1, 2, 3, and 4 shorted together and Pins 5, 6, 7, and 8 shorted together.
- 6. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq 3000~V_{RMS}$  for 1 second (leakage detection current limit,  $I_{I-O} \leq 5~\mu A$ ). This test is performed before the 100% production test for partial discharge (method b) shown in the VDE 0884 Insulation Characteristics Table, if applicable.
- 7. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq 6000 \ V_{RMS}$  for 1 second (leakage detection current limit,  $I_{I-O} \leq 5 \ \mu A$ ).

- 8. Measured between the LED anode and cathode shorted together and pins 5 through 8 shorted together.
- The t<sub>PLH</sub> propagation delay is measured from the 1.75 mA point on the falling edge of the input pulse to the 1.5 V point on the rising edge of the output pulse.
- 10. The  $t_{PHL}$  propagation delay is measured from the 1.75 mA point on the rising edge of the input pulse to the 1.5 V point on the falling edge of the output pulse.
- 11. Propagation delay skew ( $t_{PSK}$ ) is equal to the worst case difference in  $t_{PLH}$  and/or  $t_{PHL}$  that will be seen between any two units under the same test conditions and operating temperature.
- 12. Single channel products only (HCPL-261A/261N/061A/061N).
- 13. Common mode transient immunity in a Logic High level is the maximum tolerable  $|dV_{CM}/dt|$  of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a Logic High state (i.e., Vo > 2.0 V).

- 14. Common mode transient immunity in a Logic Low level is the maximum tolerable  $|dV_{CM}/dt|$  of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a Logic Low state (i.e.,  $V_O < 0.8$  V).
- 15. For sinusoidal voltages  $(\left| dV_{CM}/dt \right|) max = \pi f_{CM} V_{CM(P-P)}.$
- 16. Bypassing of the power supply line is required with a  $0.1 \mu F$  ceramic disc capacitor adjacent to each optocoupler as shown in Figure 19. Total lead length between both ends of the capacitor and the isolator pins should not exceed 10 mm.
- 17. Pulse Width Distortion (PWD) is defined as the difference between  $t_{\rm PLH}$  and  $t_{\rm PHL}$  for any given device.
- 18. No external pull up is required for a high logic state on the enable input of a single channel product. If the  $V_E$  pin is not used, tying  $V_E$  to  $V_{CC}$  will result in improved CMR performance.
- 19. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together. For dual channel parts only.

<sup>\*\*</sup>The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the VDE 0884 Insulation Characteristics Table (if applicable), your equipment level safety specification or HP Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage." †For 8-pin DIP package devices (HCPL-261A/261N/263A/263N) only.



WCC = 5 V VE = 2 V VOL = 0.6 V I<sub>F</sub> = 3.5 mA





Figure 4. Typical High Level Output Current vs. Temperature.

Figure 5. Low Level Output Current vs. Temperature.

Figure 6. Typical Diode Input Forward Current Characteristic.






Figure 7. Typical Output Voltage vs. Forward Input Current.

Figure 8. Typical Low Level Output Voltage vs. Temperature.




Figure 9. Test Circuit for  $t_{\text{PHL}}$  and  $t_{\text{PLH}}.$ 




Figure 10. Typical Input Threshold Current vs. Temperature.




Figure 11. Typical Propagation Delay vs. Temperature.




Figure 12. Typical Propagation Delay vs. Pulse Input Current.




Figure 13. Typical Pulse Width Distortion vs. Temperature.




Figure 14. Typical Rise and Fall Time vs. Temperature.




Figure 15. Test Circuit for  $t_{EHL}$  and  $t_{ELH}$ .




Figure 17. Test Circuit for Common Mode Transient Immunity and Typical Waveforms.




Figure 16. Typical Enable Propagation Delay vs. Temperature. HCPL-261A/-261N/-061A/-061N Only.





Figure 18. Thermal Derating Curve, Dependence of Safety Limiting Value with Case Temperature per VDE 0884.

#### SINGLE CHANNEL PRODUCTS



#### **DUAL CHANNEL PRODUCTS**





Figure 19. Recommended Printed Circuit Board Layout.



\* HIGHER CMR MAY BE OBTAINABLE BY CONNECTING PINS 1, 4 TO INPUT GROUND (GND1).

Figure 20. Recommended Drive Circuit for HCPL-261A/-261N Families for High-CMR (Similar for HCPL-263A/-263N).

## Application Information Common-Mode Rejection for HCPL-261A/HCPL-261N Families:

Figure 20 shows the recommended drive circuit for the HCPL-261N/-261A for optimal common-mode rejection performance. Two main points to note are:

- 1. The enable pin is tied to  $V_{\rm CC}$  rather than floating (this applies to single-channel parts only).
- 2. Two LED-current setting resistors are used instead of one. This is to balance  $I_{\text{LED}}$  variation during commonmode transients.

If the enable pin is left floating, it is possible for common-mode transients to couple to the enable pin, resulting in common-mode failure. This failure mechanism only occurs when the LED is on and the output is in the Low State. It is identified as occurring when the transient output voltage rises above 0.8 V. Therefore, the enable pin should be connected to either V<sub>CC</sub> or logic-level high for best common-mode performance with the output low (CMR<sub>L</sub>). This failure mechanism is only present in single-channel parts (HCPL-261N, -261A, -061N, -061A) which have the enable function.

Also, common-mode transients can capacitively couple from the LED anode (or cathode) to the output-side ground causing current to be shunted away from the LED (which can be bad if the LED is on) or conversely cause current to be injected into the LED (bad if the LED is meant to be off). Figure 21 shows the parasitic capacitances which exists between LED

<sup>\*</sup>Higher CMR May Be Obtainable by Connecting Pins 1, 4 to Input Ground (Gnd1).

anode/cathode and output ground ( $C_{LA}$  and  $C_{LC}$ ). Also shown in Figure 21 on the input side is an AC-equivalent circuit. Table 1 indicates the directions of  $I_{LP}$  and  $I_{LN}$  flow depending on the direction of the common-mode transient.

For transients occurring when the LED is on, common-mode rejection (CMR<sub>L</sub>, since the output is in the "low" state) depends upon the amount of LED current drive (I<sub>F</sub>). For conditions where  $I_F$  is close to the switching threshold (I<sub>TH</sub>),  $\ensuremath{\text{CMR}_{L}}$  also depends on the extent which I<sub>LP</sub> and I<sub>LN</sub> balance each other. In other words, any condition where common-mode transients cause a momentary decrease in I<sub>F</sub> (i.e. when  $dV_{CM}/dt > 0$  and  $|I_{FP}| > |I_{FN}|$ , referring to Table 1) will cause common-mode failure for transients which are fast enough.

Likewise for common-mode transients which occur when the LED is off (i.e.  $CMR_H$ , since the output is "high"), if an imbalance between  $I_{LP}$  and  $I_{LN}$  results in a transient  $I_F$  equal to or greater than the switching threshold of the optocoupler, the transient "signal" may cause the output to spike below 2 V (which constitutes a  $CMR_H$  failure).

By using the recommended circuit in Figure 20, good CMR can be achieved. (In the case of the -261N families, a minimum CMR of 15 kV/ $\mu$ s is guaranteed using this circuit.) The balanced I<sub>LED</sub>-setting resistors help equalize I<sub>LP</sub> and I<sub>LN</sub> to reduce the amount by which I<sub>LED</sub> is modulated from transient coupling through C<sub>LA</sub> and C<sub>LC</sub>.

# **CMR** with Other Drive Circuits

CMR performance with drive circuits other than that shown in Figure 20 may be enhanced by following these guidelines:

- Use of drive circuits where current is shunted from the LED in the LED "off" state (as shown in Figures 22 and 23). This is beneficial for good CMR<sub>H</sub>.
- 2. Use of  $I_{FH} > 3.5$  mA. This is good for high CMR<sub>L</sub>.

Using any one of the drive circuits in Figures 22-24 with  $I_{\rm F}=10$  mA will result in a typical CMR of 8 kV/ $\mu$ s for the HCPL-261N family, as long as the PC board layout practices are followed. Figure 22 shows a

circuit which can be used with any totem-pole-output TTL/LSTTL/HCMOS logic gate. The buffer PNP transistor allows the circuit to be used with logic devices which have low current-sinking capability. It also helps maintain the driving-gate power-supply current at a constant level to minimize ground shifting for other devices connected to the input-supply ground.

When using an open-collector TTL or open-drain CMOS logic gate, the circuit in Figure 23 may be used. When using a CMOS gate to drive the optocoupler, the circuit shown in Figure 24 may be used. The diode in parallel with the  $R_{\rm LED}$  speeds the turn-off of the optocoupler LED.




Figure 21. AC Equivalent Circuit for HCPL-261X.





Figure 22. TTL Interface Circuit for the HCPL-261A/-261N Families.






Figure 23. TTL Open-Collector/Open Drain Gate Drive Circuit for HCPL-261A/-261N Families.

Figure 24. CMOS Gate Drive Circuit for HCPL-261A/-261N Families.

Table 1. Effects of Common Mode Pulse Direction on Transient  $I_{LED}$ 

If dV <sub>CM</sub> /dt Is:	then I <sub>LP</sub> Flows:	and ${ m I_{LN}}$ Flows:	$  If   I_{LP}   <   I_{LN}  , \ LED I_F Current \ Is Momentarily:$	$If  I_{LP}  >  I_{LN} ,$ $LED I_F Current$ Is Momentarily:
positive (>0)	away from LED	away from LED	increased	decreased
	anode through $\mathrm{C_{LA}}$	cathode through $\mathcal{C}_{\mathrm{LC}}$		
negative (<0)	toward LED	toward LED	decreased	increased
	anode through $\mathrm{C}_{\mathrm{LA}}$	cathode through $\mathrm{C}_{\mathrm{LC}}$		

### Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew

Propagation delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from low to high  $(t_{PLH})$ is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high. Similarly, the propagation delay from high to low  $(t_{PHL})$  is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low (see Figure 9).

Pulse-width distortion (PWD) results when  $t_{PLH}$  and  $t_{PHL}$  differ in value. PWD is defined as the difference between  $t_{PLH}$  and  $t_{PHL}$  and often determines the

maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20-30% of the minimum pulse width is tolerable; the exact figure depends on the particular application (RS232, RS422, T-1, etc.).

Propagation delay skew,  $t_{PSK}$ , is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is being sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delay is large enough it will determine the

maximum rate at which parallel data can be sent through the optocouplers.

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either  $t_{PLH}$  or  $t_{PHL}$ , for any given group of optocouplers which are operating under the same conditions (i.e., the same drive current, supply voltage, output load, and operating temperature). As illustrated in Figure 25, if the inputs of a group of optocouplers are switched either ON or OFF at the same time,  $t_{PSK}$  is the difference between the shortest propagation delay, either t<sub>PLH</sub> or t<sub>PHL</sub>, and the longest propagation delay, either t<sub>PLH</sub> or t<sub>PHL</sub>.

As mentioned earlier,  $t_{PSK}$  can determine the maximum parallel

data transmission rate. Figure 26 is the timing diagram of a typical parallel data application with both the clock and the data lines being sent through optocouplers. The figure shows data and clock signals at the inputs and outputs of the optocouplers. To obtain the maximum data transmission rate, both edges of the clock signal are being used to clock the data; if only one edge were used, the clock signal would need to be twice as fast.

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. Figure 26 shows that there will be uncertainty in both the data and the clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might arrive before all of the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice t<sub>PSK</sub>. A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The  $t_{PSK}$  specified optocouplers offer the advantages of guaranteed specifications for propagation delays, pulse-width distortion, and propagation delay skew over the recommended temperature, input current, and power supply ranges.




Figure 25. Illustration of Propagation Delay Skew –  $t_{PSK}$ .




Figure 26. Parallel Data Transmission Example.