


**PolarHV™ HiPerFET
Power MOSFET
ISOPLUS247™
(Electrically Isolated Back Surface)**

N-Channel Enhancement Mode
Avalanche Rated
Fast Intrinsic Diode


IXFR 64N50P

V_{DSS} = 500 V
I_{D25} = 35 A
R_{DS(on)} ≤ 95 mΩ
t_{rr} ≤ 200 ns



ISOPLUS247 (IXFR)

 E153432



G = Gate D = Drain
S = Source

Symbol	Test Conditions	Maximum Ratings		
V _{DSS}	T _J = 25°C to 150°C	500	V	
V _{DGR}	T _J = 25°C to 150°C; R _{GS} = 1 MΩ	500	V	
V _{GSS}	Continuous	±30	V	
V _{GSM}	Transient	±40	V	
I _{D25}	T _C = 25°C	35	A	
I _{DM}	T _C = 25°C, pulse width limited by T _{JM}	150	A	
I _{AR}	T _C = 25°C	43	A	
E _{AR}	T _C = 25°C	80	mJ	
E _{AS}	T _C = 25°C	2.5	J	
dv/dt	I _S ≤ I _{DM} , di/dt ≤ 100 A/μs, V _{DD} ≤ V _{DSS} , T _J ≤ 150°C, R _G = 4 Ω	20	V/ns	
P _D	T _C = 25°C	300	W	
T _J		-55 ... +150	°C	
T _{JM}		150	°C	
T _{stg}		-55 ... +150	°C	
T _L	1.6 mm (0.062 in.) from case for 10 s	300	°C	
V _{ISOL}	50/60 Hz, RMS, 1 minute	2500	V~	
F _d	Mounting force	20..120 / 4.5..26	N/lb	
Weight		5	g	

Symbol	Test Conditions (T _J = 25°C, unless otherwise specified)	Characteristic Values		
		Min.	Typ.	Max.
BV _{DSS}	V _{GS} = 0 V, I _D = 250 μA	500		V
V _{GS(th)}	V _{DS} = V _{GS} , I _D = 8 mA	3.0		V
I _{GSS}	V _{GS} = ±30 V _{DC} , V _{DS} = 0		±200	nA
I _{DSS}	V _{DS} = V _{DSS} V _{GS} = 0 V	T _J = 125°C	25 1000	μA
R _{DS(on)}	V _{GS} = 10 V, I _D = 32 A, Note 1		95	mΩ

Features

- | Silicon chip on Direct-Copper-Bond substrate
 - High power dissipation
 - Isolated mounting surface
 - 2500V electrical isolation
- | Low drain to tab capacitance(<30pF)
- | Low R_{DS(on)} HDMOS™ process
- | Rugged polysilicon gate cell structure
- | Rated for Unclamped Inductive Load Switching (UIS)
- | Fast intrinsic Rectifier

Applications

- | DC-DC converters
- | Battery chargers
- | Switched-mode and resonant-mode power supplies
- | DC choppers
- | AC motor control

Advantages

- | Easy assembly
- | Space savings
- | High power density

Symbol **Test Conditions****Characteristic Values**(T_J = 25°C, unless otherwise specified)

Min. Typ. Max.


g_{fs}	V _{DS} = 20 V; I _D = 32 A, Note 1	30	50	S
C_{iss} C_{oss} C_{rss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1 MHz	8700	pF	
		970	pF	
		90	pF	
t_{d(on)} t_r t_{d(off)} t_f	V _{GS} = 10 V, V _{DS} = 0.5 V _{DSS} , I _D = 32 A R _G = 2 Ω (External)	30	ns	
		25	ns	
		85	ns	
		22	ns	
Q_{g(on)} Q_{gs} Q_{gd}	V _{GS} = 10 V, V _{DS} = 0.5 V _{DSS} , I _D = 32 A	150	nC	
		50	nC	
		50	nC	
R_{thJC}			0.42	°C/W
R_{thCS}		0.15		°C/W

Source-Drain Diode**Characteristic Values**(T_J = 25°C, unless otherwise specified)

Symbol	Test Conditions	Min.	Typ.	Max.
I_s	V _{GS} = 0 V		64	A
I_{SM}	Repetitive		150	A
V_{SD}	I _F = I _S , V _{GS} = 0 V, Note 1		1.5	V
t_{rr} Q_{RM} I_{RM}	I _F = 25A, -di/dt = 100 A/μs V _R = 100V		200	ns
			0.6	μC
			6.0	A

Notes:

1. Pulse test, t ≤ 300 μs, duty cycle d ≤ 2 %


ISOPLUS247 Outline

SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.190	.205	4.83	5.21
A1	.090	.100	2.29	2.54
A2	.075	.085	1.91	2.16
b	.045	.055	1.14	1.40
b1	.075	.084	1.91	2.13
b2	.115	.123	2.92	3.12
C	.024	.031	0.61	0.80
D	.819	.840	20.80	21.34
E	.620	.635	15.75	16.13
e	.215	BSC	5.45	BSC
L	.780	.800	19.81	20.32
L1	.150	.170	3.81	4.32
Q	.220	.244	5.59	6.20
R	.170	.190	4.32	4.83
S	.520	.540	13.21	13.72
T	.620	.640	15.75	16.26
U	.065	.080	1.65	2.03


1 – GATE
2 – DRAIN (COLLECTOR)
3 – SOURCE (EMITTER)
4 – NO CONNECTION

NOTE: This drawing will meet all dimensions requirement of JEDEC outline TO-247AD except screw hole.


**Fig. 1. Output Characteristics
@ 25°C**




**Fig. 2. Extended Output Characteristics
@ 25°C**




**Fig. 3. Output Characteristics
@ 125°C**



**Fig. 4. $R_{DS(on)}$ Normalized to $I_D = 32A$
Value vs. Junction Temperature**



**Fig. 5. $R_{DS(on)}$ Normalized to
 $I_D = 32A$ Value vs. Drain Current**



**Fig. 6. Drain Current vs. Case
Temperature**









Fig. 7. Input Admittance**Fig. 8. Transconductance****Fig. 9. Source Current vs. Source-To-Drain Voltage****Fig. 10. Gate Charge****Fig. 11. Capacitance****Fig. 12. Maximum Transient Thermal Resistance**