Silicon PNP Power Transistors 2SA769

DESCRIPTION

- With TO-220 package
- Complement to type 2SC1827

APPLICATIONS

- For low frequency power amplifier applicattions

PINNING

PIN	DESCRIPTION
1	Emitter
2	Collector;connected to mounting base
3	Base





Fig.1 simplified outline (TO-220) and symbol

Absolute maximum ratings(Ta=25℃)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	-80	V
V_{CEO}	Collector-emitter voltage	Open base	-80	V
V_{EBO}	Emitter-base voltage	Open collector	-5	V
I_C	Collector current		-4	A
P_C	Collector power dissipation	T_C=25℃	30	W
T_j	Junction temperature		150	℃
T_{stg}	Storage temperature		-55~150	℃

Silicon PNP Power Transistors 2SA769

CHARACTERISTICS

Tj=25℃ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
$V_{(BR)CEO}$	Collector-emitter breakdown voltage	I_C=-25mA ,I_B=0	-80			V
$V_{(BR)CBO}$	Collector-base breakdown voltage	I_C=-1mA ,I_E=0	-80			V
V_{CEsat}	Collector-emitter saturation voltage	I_C=-3A; I_B=-0.3A			-1.0	V
V_{BEsat}	Base-emitter saturation voltage	I_C=-3A; I_B=-0.3A			-1.5	V
I_{CBO}	Collector cut-off current	V_{CB}=-80V; I_E=0			-10	μ A
I_{EBO}	Emitter cut-off current	V_{EB}=-5V; I_C=0			-10	μ A
h_{FE}	DC current gain	I_C=-1A ; V_{CE}=-4V	60		240	
f_T	Transition frequency	I_C=-0.5A ; V_{CE}=-10V		10		MHz

PACKAGE OUTLINE



Fig.2 Outline dimensions(unindicated tolerance:±0.10 mm)